University of Hertfordshire

A 12-bit 150-MHz 1.25-mm2 CMOS DAC

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Documents

  • 904225

    Final published version, 1 MB, PDF document

View graph of relations
Original languageEnglish
Title of host publicationProcs of the 2004 IEEE Region 10 Conference, TENCON
PublisherIEEE
Pages237-240
Volume4
ISBN (Print)0-7803-8560-8
DOIs
Publication statusPublished - 2004

Abstract

This paper presents a 12-bit 150-MHz current steering DAC with hierarchical symmetrical switching sequence that compensates gradient errors. The circuit of the DAC employs segmented architecture; the least significant bits (LSBs) steer a binary weighted array, while the most significant bits (MSBs) are thermometer decoded and steer a unary array. The measured differential nonlinearity and integral nonlinearity are ±0.6 LSB and ±0.9 LSB, respectively. The circuit is fabricated in 0.5 μm, two-poly two-metal, 5.0 V, mixed-signal CMOS process. It occupies 1.27 mm×0.96 mm chip area, when operating at 150 MHz and dissipates 91.6 mW from a 5.0 V power supply, which is much smaller.

Notes

“This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder." “Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.”

ID: 430019