University of Hertfordshire

NBTI and leakage aware sleep transistor design for reliable and energy efficient power gating

Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • Daniele Rossi
  • Vasileios Tenentes
  • Saqib Khursheed
  • Bashir M. Al-Hashimi
View graph of relations
Original languageEnglish
Title of host publicationProceedings - 2015 20th IEEE European Test Symposium, ETS 2014
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781479976034
Publication statusPublished - 29 Jun 2015
Event2015 20th IEEE European Test Symposium, ETS 2014 - Cluj-Napoca
Duration: 25 May 201529 May 2015


Conference2015 20th IEEE European Test Symposium, ETS 2014


In this paper we show that power gating techniques become more effective during their lifetime, since the aging of sleep transistors (STs) due to negative bias temperature instability (NBTI) drastically reduces leakage power. Based on this property, we propose an NBTI and leakage aware ST design method for reliable and energy efficient power gating. Through SPICE simulations, we show lifetime extension up to 19.9x and average leakage power reduction up to 14.4% compared to standard STs design approach without additional area overhead. Finally, when a maximum 10-year lifetime target is considered, we show that the proposed method allows multiple beneficial options compared to a standard STs design method: either to improve circuit operating frequency up to 9.53% or to reduce ST area overhead up to 18.4%.

ID: 13199156