A 54.4-mW 4th-order quadrature bandpass CT ΣΔ modulator with 33-MHz BW and 10-bit ENOB for a GNSS receiver

Junfeng Zhang; Zehong Zhang; Yang Xu; Yichuang Sun; Baoyong Chi

doi:10.1109/RFIC.2015.7337775

A 54.4-mW 4^th-order quadrature bandpass CT ΣΔ modulator with 33-MHz BW and 10-bit ENOB for a GNSS receiver

Junfeng Zhang, Zehong Zhang, Yang Xu, Yichuang Sun, Baoyong Chi

Centre for Engineering Research

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

A 4^th-order quadrature bandpass continuous-time sigma-delta modulator for a GNSS receiver is presented. With significantly wide bandwidth, the modulator is able to digitalize the down-conversed GNSS signals in two adjacent signal bands simultaneously. This makes it possible to realize simultaneous dual-frequency reception from two satellite systems with one receiver channel instead of two independent channels. A direct RZ feedback is introduced into the input of the last integrator to realize ELD compensation. Power-efficient amplifiers are employed in the active RC integrators, and self-calibrated comparators are used to implement the low-power 3-bit quantizers. Implemented in 180nm CMOS, the modulator achieves 62.1dB peak SNDR, 64dB DR and 59.3dB image rejection ratio (IRR), and consumes 54.4mW from a 1.8V power supply.

Original language	English
Title of host publication	Proceedings of the 2015 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2015
Publisher	Institute of Electrical and Electronics Engineers (IEEE)
Pages	343-346
Number of pages	4
Volume	2015-November
ISBN (Electronic)	9781479976416
DOIs	https://doi.org/10.1109/RFIC.2015.7337775
Publication status	Published - 25 Nov 2015
Event	IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2015 - Phoenix, United States Duration: 17 May 2015 → 19 May 2015

Conference

Conference	IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2015
Country/Territory	United States
City	Phoenix
Period	17/05/15 → 19/05/15

Keywords

continuous-time
power-efficient amplifier
quadrature bandpass (complex bandpass)
RZ ELD compensation
sigma-delta modulator
wide-band

Access to Document

10.1109/RFIC.2015.7337775

Cite this

Zhang, J., Zhang, Z., Xu, Y., Sun, Y., & Chi, B. (2015). A 54.4-mW 4^th-order quadrature bandpass CT ΣΔ modulator with 33-MHz BW and 10-bit ENOB for a GNSS receiver. In Proceedings of the 2015 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2015 (Vol. 2015-November, pp. 343-346). Article 7337775 Institute of Electrical and Electronics Engineers (IEEE). https://doi.org/10.1109/RFIC.2015.7337775

@inproceedings{f8e73e26884e4417a1b225a3b7fd436c,

title = "A 54.4-mW 4th-order quadrature bandpass CT ΣΔ modulator with 33-MHz BW and 10-bit ENOB for a GNSS receiver",

abstract = "A 4th-order quadrature bandpass continuous-time sigma-delta modulator for a GNSS receiver is presented. With significantly wide bandwidth, the modulator is able to digitalize the down-conversed GNSS signals in two adjacent signal bands simultaneously. This makes it possible to realize simultaneous dual-frequency reception from two satellite systems with one receiver channel instead of two independent channels. A direct RZ feedback is introduced into the input of the last integrator to realize ELD compensation. Power-efficient amplifiers are employed in the active RC integrators, and self-calibrated comparators are used to implement the low-power 3-bit quantizers. Implemented in 180nm CMOS, the modulator achieves 62.1dB peak SNDR, 64dB DR and 59.3dB image rejection ratio (IRR), and consumes 54.4mW from a 1.8V power supply.",

keywords = "continuous-time, power-efficient amplifier, quadrature bandpass (complex bandpass), RZ ELD compensation, sigma-delta modulator, wide-band",

author = "Junfeng Zhang and Zehong Zhang and Yang Xu and Yichuang Sun and Baoyong Chi",

year = "2015",

month = nov,

day = "25",

doi = "10.1109/RFIC.2015.7337775",

language = "English",

volume = "2015-November",

pages = "343--346",

booktitle = "Proceedings of the 2015 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2015",

publisher = "Institute of Electrical and Electronics Engineers (IEEE)",

address = "United States",

note = "IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2015 ; Conference date: 17-05-2015 Through 19-05-2015",

}

Zhang, J, Zhang, Z, Xu, Y, Sun, Y & Chi, B 2015, A 54.4-mW 4^th-order quadrature bandpass CT ΣΔ modulator with 33-MHz BW and 10-bit ENOB for a GNSS receiver. in Proceedings of the 2015 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2015. vol. 2015-November, 7337775, Institute of Electrical and Electronics Engineers (IEEE), pp. 343-346, IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2015, Phoenix, United States, 17/05/15. https://doi.org/10.1109/RFIC.2015.7337775

A 54.4-mW 4^th-order quadrature bandpass CT ΣΔ modulator with 33-MHz BW and 10-bit ENOB for a GNSS receiver. / Zhang, Junfeng; Zhang, Zehong; Xu, Yang et al.
Proceedings of the 2015 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2015. Vol. 2015-November Institute of Electrical and Electronics Engineers (IEEE), 2015. p. 343-346 7337775.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - A 54.4-mW 4th-order quadrature bandpass CT ΣΔ modulator with 33-MHz BW and 10-bit ENOB for a GNSS receiver

AU - Zhang, Junfeng

AU - Zhang, Zehong

AU - Xu, Yang

AU - Sun, Yichuang

AU - Chi, Baoyong

PY - 2015/11/25

Y1 - 2015/11/25

N2 - A 4th-order quadrature bandpass continuous-time sigma-delta modulator for a GNSS receiver is presented. With significantly wide bandwidth, the modulator is able to digitalize the down-conversed GNSS signals in two adjacent signal bands simultaneously. This makes it possible to realize simultaneous dual-frequency reception from two satellite systems with one receiver channel instead of two independent channels. A direct RZ feedback is introduced into the input of the last integrator to realize ELD compensation. Power-efficient amplifiers are employed in the active RC integrators, and self-calibrated comparators are used to implement the low-power 3-bit quantizers. Implemented in 180nm CMOS, the modulator achieves 62.1dB peak SNDR, 64dB DR and 59.3dB image rejection ratio (IRR), and consumes 54.4mW from a 1.8V power supply.

AB - A 4th-order quadrature bandpass continuous-time sigma-delta modulator for a GNSS receiver is presented. With significantly wide bandwidth, the modulator is able to digitalize the down-conversed GNSS signals in two adjacent signal bands simultaneously. This makes it possible to realize simultaneous dual-frequency reception from two satellite systems with one receiver channel instead of two independent channels. A direct RZ feedback is introduced into the input of the last integrator to realize ELD compensation. Power-efficient amplifiers are employed in the active RC integrators, and self-calibrated comparators are used to implement the low-power 3-bit quantizers. Implemented in 180nm CMOS, the modulator achieves 62.1dB peak SNDR, 64dB DR and 59.3dB image rejection ratio (IRR), and consumes 54.4mW from a 1.8V power supply.

KW - continuous-time

KW - power-efficient amplifier

KW - quadrature bandpass (complex bandpass)

KW - RZ ELD compensation

KW - sigma-delta modulator

KW - wide-band

UR - http://www.scopus.com/inward/record.url?scp=84975691023&partnerID=8YFLogxK

U2 - 10.1109/RFIC.2015.7337775

DO - 10.1109/RFIC.2015.7337775

M3 - Conference contribution

AN - SCOPUS:84975691023

VL - 2015-November

SP - 343

EP - 346

BT - Proceedings of the 2015 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2015

PB - Institute of Electrical and Electronics Engineers (IEEE)

T2 - IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2015

Y2 - 17 May 2015 through 19 May 2015

ER -

Zhang J, Zhang Z, Xu Y, Sun Y, Chi B. A 54.4-mW 4^th-order quadrature bandpass CT ΣΔ modulator with 33-MHz BW and 10-bit ENOB for a GNSS receiver. In Proceedings of the 2015 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2015. Vol. 2015-November. Institute of Electrical and Electronics Engineers (IEEE). 2015. p. 343-346. 7337775 doi: 10.1109/RFIC.2015.7337775