An introduction to the Hatfield superscalar architecture

G.B. Steven, B. Christianson, R. Collins, R. Potter, F.L. Steven

Research output: Book/ReportOther report

53 Downloads (Pure)


If a high-performance superscalar processor is to realise its full potential, the complier must re-order or schedule the object code at compile time. This scheduling creates groups of adjacent instructions that are independent and which therefore can be issued and executed in parallel at run time. This paper provides an overview of the Hatfield Superscalar Architecture (HSA), a multiple-instruction-issue architecture developed at the University of Hertfordshire to support the development of high-performance instruction schedulers. The long-term objective of the HSA is to develop the scheduling technology to realise an order of magnitude performance improvement over traditional RISC designs. The paper also presents results from the first HSA instruction scheduler that currently achieves a speedup of over three compared to a classic RISC processor.
Original languageEnglish
PublisherUniversity of Hertfordshire
Publication statusPublished - 1996

Publication series

NameUH Computer Science Technical Report
PublisherUniversity of Hertfordshire


  • Superscalar
  • Multiple-Instruction-Issue
  • Instruction scheduling


Dive into the research topics of 'An introduction to the Hatfield superscalar architecture'. Together they form a unique fingerprint.

Cite this