Design of highly parallel architectures with Alpha and Handel

Florent  de Dinechin; Tanguy Risset; Manju Manjunathaiah; M.  Spivey

doi:10.1007/0-306-48734-9_24

Design of highly parallel architectures with Alpha and Handel

Florent de Dinechin, Tanguy Risset, Manju Manjunathaiah, M. Spivey

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

We propose a bridge between two important parallel programming paradigms: data parallelism and communicating sequential processes (CSP). Data parallel pipelined architectures obtained with the Alpha language can be embedded in a control intensive application expressed in CSP-based Handel formalism. The interface is formally defined from the semantics of the languages Alpha and Handel. This work will ease the design of compute intensive applications on FPGAs.

Original language	English
Title of host publication	System Specification & Design Languages
Subtitle of host publication	Best of FDL’02
Publisher	Springer Nature
Chapter	24
Pages	293-302
ISBN (Electronic)	978-0-306-48734-7
ISBN (Print)	978-1-4020-7414-1
DOIs	https://doi.org/10.1007/0-306-48734-9_24
Publication status	Published - Sept 2002
Event	Forum on Design Languages - Marseille, France Duration: 12 Sept 2002 → …

Conference

Conference	Forum on Design Languages
Country/Territory	France
City	Marseille
Period	12/09/02 → …

Access to Document

10.1007/0-306-48734-9_24Licence: Other

Cite this

@inproceedings{84021b49562e4cd6a94c602f18873edf,

title = "Design of highly parallel architectures with Alpha and Handel",

abstract = "We propose a bridge between two important parallel programming paradigms: data parallelism and communicating sequential processes (CSP). Data parallel pipelined architectures obtained with the Alpha language can be embedded in a control intensive application expressed in CSP-based Handel formalism. The interface is formally defined from the semantics of the languages Alpha and Handel. This work will ease the design of compute intensive applications on FPGAs.",

author = "{de Dinechin}, Florent and Tanguy Risset and Manju Manjunathaiah and M. Spivey",

note = "{\textcopyright} Kluwer Academic Publishers 2003; Forum on Design Languages ; Conference date: 12-09-2002",

year = "2002",

month = sep,

doi = "10.1007/0-306-48734-9_24",

language = "English",

isbn = "978-1-4020-7414-1",

pages = "293--302",

booktitle = "System Specification & Design Languages",

publisher = "Springer Nature",

address = "Netherlands",

}

TY - GEN

T1 - Design of highly parallel architectures with Alpha and Handel

AU - de Dinechin, Florent

AU - Risset, Tanguy

AU - Manjunathaiah, Manju

AU - Spivey, M.

PY - 2002/9

Y1 - 2002/9

N2 - We propose a bridge between two important parallel programming paradigms: data parallelism and communicating sequential processes (CSP). Data parallel pipelined architectures obtained with the Alpha language can be embedded in a control intensive application expressed in CSP-based Handel formalism. The interface is formally defined from the semantics of the languages Alpha and Handel. This work will ease the design of compute intensive applications on FPGAs.

AB - We propose a bridge between two important parallel programming paradigms: data parallelism and communicating sequential processes (CSP). Data parallel pipelined architectures obtained with the Alpha language can be embedded in a control intensive application expressed in CSP-based Handel formalism. The interface is formally defined from the semantics of the languages Alpha and Handel. This work will ease the design of compute intensive applications on FPGAs.

U2 - 10.1007/0-306-48734-9_24

DO - 10.1007/0-306-48734-9_24

M3 - Conference contribution

SN - 978-1-4020-7414-1

SP - 293

EP - 302

BT - System Specification & Design Languages

PB - Springer Nature

T2 - Forum on Design Languages

Y2 - 12 September 2002

ER -

Design of highly parallel architectures with Alpha and Handel

Abstract

Conference

Access to Document

Fingerprint

Cite this