HARP: A Parallel Pipelined RISC Processor

G.B. Steven, S.M. Gray, R.G. Adams

Research output: Contribution to journalArticlepeer-review

6 Citations (Scopus)


HARP (the Hatfield RISC processor) is a reduced instruction set processor being developed at Hatfield Polytechnic, UK. The major aim of the HARP project is to develop a RISC processor capable of a sustained instruction execution rate in excess of one instruction per cycle. Investigations to date support the hypothesis that this goal can be achieved by the development of an integrated processor-compiler pair in which the processor is specifically designed to support low-level parallelism identified by the compiler. This paper describes the HARP architectural model and discusses those features which support parallel instruction execution. Parallelism is provided in the hardware by multiple instruction pipelines which execute independent RISC-like instructions simultaneously. The principal techniques employed to exploit the available parallelism are efficient pipelining, register bypassing, optional register writeback and conditional execution of instructions. Examples are given which illustrate the effectiveness of these techniques in increasing the performance of HARP.
Original languageEnglish
Pages (from-to)579-587
JournalMicroprocessors and Microsystems
Issue number9
Publication statusPublished - 1989


Dive into the research topics of 'HARP: A Parallel Pipelined RISC Processor'. Together they form a unique fingerprint.

Cite this