Instruction scheduling for a superscalar architecture

R. Collins, G.B. Steven

    Research output: Book/ReportOther report

    123 Downloads (Pure)

    Abstract

    It is increasingly accepted that superscalar processors can only achieve their full performance potential through compile-time instruction scheduling. This paper presents preliminary performance results using a Conditional Group Scheduler which targets the HSA processor model developed at the University of Hertfordshire. In particular, we show that guarded instruction execution improves performance by allowing the processor to squash instructions in the Instruction Buffer before they are issued to functional units and enables the scheduler to delete a significant number of branch instructions.
    Original languageEnglish
    PublisherUniversity of Hertfordshire
    Publication statusPublished - 1996

    Publication series

    NameUH Computer Science Technical Report
    PublisherUniversity of Hertfordshire
    Volume248

    Fingerprint

    Dive into the research topics of 'Instruction scheduling for a superscalar architecture'. Together they form a unique fingerprint.

    Cite this