TY - JOUR
T1 - Low-power, high-linearity transconductor with a high tolerance for process and temperature variations
AU - Zhao, Jing
AU - Sun, Yichuang
AU - Nie, Guigen
AU - Simpson, Oluyomi
AU - Xu, Weilin
N1 - Funding Information:
This research was supported by the Major State Basic Research Development Programme of China (2018YFE0206500).
Publisher Copyright:
© The Institution of Engineering and Technology 2020.
This is the peer reviewed version of the following article: Zhao, J., Sun, Y., Nie, G., Simpson, O. and Xu, W. (2020), Low‐power, high‐linearity transconductor with a high tolerance for process and temperature variations. IET Circuits Devices Syst., 14: 1295-1304. https://doi.org/10.1049/iet-cds.2019.0565. This article may be used for non-commercial purposes in accordance with Wiley Terms and Conditions for Use of Self-Archived Versions.
PY - 2020/11/18
Y1 - 2020/11/18
N2 - A novel scheme for tunable complementary metal–oxide–semiconductor (CMOS) transconductor robust against process and temperature (PT) variations is presented. The proposed configuration is a voltage controlled circuit based on a double negative channel-metal-oxide-semiconductor (NMOS) transistor differential pairs connected in parallel, which has low power and high linearity. The PT compensation is completed by two identical PT compensation bias voltage generators (PTCBVGs), which can guarantee the designed transconductor high tolerance for PT variations. A complete CMOS transconductor with PTCBVG has been designed and simulated using 0.18 μm technology. The effectiveness of PT compensation technique is proved. The simulation results of post-layout are commensurate with pre-layout. Post-layout simulation results show that when temperature changes from - 40 to 85°C for different process corners (TT, SS, SF, FS and FF), the transconductance varies from 91.8 to 123.6 μS, the temperature coefficient is <1090 ppm/°C, the total harmonic distortion is from - 78 to -72dB at 1 MHz for 0.2 V
PP input signal, -3 dB bandwidth changes from 2.5 to 5 GHz, input-referred noise varies from 78.1 to 124.8 nV/sqartHz at 1 MHz and DC power is from 1.5 to 3.2 mW.
AB - A novel scheme for tunable complementary metal–oxide–semiconductor (CMOS) transconductor robust against process and temperature (PT) variations is presented. The proposed configuration is a voltage controlled circuit based on a double negative channel-metal-oxide-semiconductor (NMOS) transistor differential pairs connected in parallel, which has low power and high linearity. The PT compensation is completed by two identical PT compensation bias voltage generators (PTCBVGs), which can guarantee the designed transconductor high tolerance for PT variations. A complete CMOS transconductor with PTCBVG has been designed and simulated using 0.18 μm technology. The effectiveness of PT compensation technique is proved. The simulation results of post-layout are commensurate with pre-layout. Post-layout simulation results show that when temperature changes from - 40 to 85°C for different process corners (TT, SS, SF, FS and FF), the transconductance varies from 91.8 to 123.6 μS, the temperature coefficient is <1090 ppm/°C, the total harmonic distortion is from - 78 to -72dB at 1 MHz for 0.2 V
PP input signal, -3 dB bandwidth changes from 2.5 to 5 GHz, input-referred noise varies from 78.1 to 124.8 nV/sqartHz at 1 MHz and DC power is from 1.5 to 3.2 mW.
UR - http://www.scopus.com/inward/record.url?scp=85097963460&partnerID=8YFLogxK
U2 - 10.1049/iet-cds.2019.0565
DO - 10.1049/iet-cds.2019.0565
M3 - Article
SN - 1751-858X
VL - 14
SP - 1295
EP - 1304
JO - IET Circuits, Devices & Systems
JF - IET Circuits, Devices & Systems
IS - 8
ER -