Real-time digital video multiplexer synchronisation implementation with CPLD

A. Herbland, R. Sotudeh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)
36 Downloads (Pure)

Abstract

Many video applications in security areas such as close circuit television (CCTV) require multiple video channels which must be multiplexed into a single video streanm. The industry can only afford to have a few frames or fields per camera. This paper emphasises on a novel hardware design using an algorithm for synchronising the analogue video inputs. Therefore the proposed multiplexer system is able to achieve a constant stream of 50 digital video fields per second using a CPLD (Complex Programmable Logic Device) for 625/50 video system.
Original languageEnglish
Title of host publicationASIC 2003, Procs 5th Int Conf Vol.2
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Pages914-917
ISBN (Print)0-7803-7889-X
Publication statusPublished - 2003

Fingerprint

Dive into the research topics of 'Real-time digital video multiplexer synchronisation implementation with CPLD'. Together they form a unique fingerprint.

Cite this