Using conditional execution to exploit instruction level concurrency

S.M. Gray, R.G. Adams

Research output: Book/ReportOther report

44 Downloads (Pure)


Multiple-instruction-issue processors seek to improve performance over scalar RISC processors by providing multiple pipelined functional units in order to fetch, decode and execute several instructions per cycle. The process of identifying instructions which can be executed in parallel and distributing them between the available functional units is referred to as instruction scheduling. This paper describes a simple compile-time scheduling technique, called confitional compaction, which uses the concept of conditional execution to move instructions across basic block boundaries. It then presents the results of an investigation into the performance of the scheduling technique using C benchmarks programs scheduled for machines with different functional unit configurations.
Original languageEnglish
PublisherUniversity of Hertfordshire
Publication statusPublished - 1994

Publication series

NameUH Computer Science Technical Report
PublisherUniversity of Hertfordshire


  • static instruction scheduling
  • conditional execution
  • conditional compaction
  • resource configurations


Dive into the research topics of 'Using conditional execution to exploit instruction level concurrency'. Together they form a unique fingerprint.

Cite this