University of Hertfordshire

From the same journal

From the same journal

By the same authors

Fixed pattern noise reduction and linearity improvement in time-mode CMOS image sensors

Research output: Contribution to journalArticlepeer-review


View graph of relations
Original languageEnglish
Article number5921
Number of pages16
Publication statusPublished - 20 Oct 2020


In the paper, a digital clock stopping technique for gain and offset correction in time-mode analog-to-digital converters (ADCs) has been proposed. The technique is dedicated to imagers with massively parallel image acquisition working in the time mode where compensation of dark signal non-uniformity (DSNU) as well as photo-response non-uniformity (PRNU) is critical. Fixed pattern noise (FPN) reduction has been experimentally validated using 128 pixel CMOS imager. Reduction of the PRNU to ∼0.5 LSB has been achieved. Linearity improvement technique has also been proposed which allows for integral non-linearity (INL) reduction to ∼0.5 LSB. Measurements confirm the proposed approach.


© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (

ID: 22818519