University of Hertfordshire

From the same journal

Standard

Real-time optical character recognition on field programmable gate array for automatic number plate recognition system. / Zhai, Xiaojun; Bensaali, Faycal; Sotudeh, Reza.

In: IET Circuits, Devices & Systems, Vol. 7, No. 6, 11.2013, p. 337-344.

Research output: Contribution to journalArticlepeer-review

Harvard

APA

Vancouver

Author

Bibtex

@article{e71da793bddf4a1699ab17a9d1c90961,
title = "Real-time optical character recognition on field programmable gate array for automatic number plate recognition system",
abstract = "The last main stage in an automatic number plate recognition system (ANPRs) is optical character recognition (OCR), where the number plate characters on the number plate image are converted into encoded texts. In this study, an artificial neural network-based OCR algorithm for ANPR application and its efficient architecture are presented. The proposed architecture has been successfully implemented and tested using the Mentor Graphics RC240 field programmable gate arrays (FPGA) development board equipped with a 4M Gates Xilinx Virtex-4 LX40. A database of 3570 UK binary character images have been used for testing the performance of the proposed architecture. Results achieved have shown that the proposed architecture can meet the real-time requirement of an ANPR system and can process a character image in 0.7 ms with 97.3% successful character recognition rate and consumes only 23% of the available area in the used FPGA",
author = "Xiaojun Zhai and Faycal Bensaali and Reza Sotudeh",
year = "2013",
month = nov,
doi = "10.1049/iet-cds.2012.0339",
language = "English",
volume = "7",
pages = "337--344",
journal = "IET Circuits, Devices & Systems",
issn = "1751-858X",
publisher = "Institution of Engineering and Technology",
number = "6",

}

RIS

TY - JOUR

T1 - Real-time optical character recognition on field programmable gate array for automatic number plate recognition system

AU - Zhai, Xiaojun

AU - Bensaali, Faycal

AU - Sotudeh, Reza

PY - 2013/11

Y1 - 2013/11

N2 - The last main stage in an automatic number plate recognition system (ANPRs) is optical character recognition (OCR), where the number plate characters on the number plate image are converted into encoded texts. In this study, an artificial neural network-based OCR algorithm for ANPR application and its efficient architecture are presented. The proposed architecture has been successfully implemented and tested using the Mentor Graphics RC240 field programmable gate arrays (FPGA) development board equipped with a 4M Gates Xilinx Virtex-4 LX40. A database of 3570 UK binary character images have been used for testing the performance of the proposed architecture. Results achieved have shown that the proposed architecture can meet the real-time requirement of an ANPR system and can process a character image in 0.7 ms with 97.3% successful character recognition rate and consumes only 23% of the available area in the used FPGA

AB - The last main stage in an automatic number plate recognition system (ANPRs) is optical character recognition (OCR), where the number plate characters on the number plate image are converted into encoded texts. In this study, an artificial neural network-based OCR algorithm for ANPR application and its efficient architecture are presented. The proposed architecture has been successfully implemented and tested using the Mentor Graphics RC240 field programmable gate arrays (FPGA) development board equipped with a 4M Gates Xilinx Virtex-4 LX40. A database of 3570 UK binary character images have been used for testing the performance of the proposed architecture. Results achieved have shown that the proposed architecture can meet the real-time requirement of an ANPR system and can process a character image in 0.7 ms with 97.3% successful character recognition rate and consumes only 23% of the available area in the used FPGA

U2 - 10.1049/iet-cds.2012.0339

DO - 10.1049/iet-cds.2012.0339

M3 - Article

VL - 7

SP - 337

EP - 344

JO - IET Circuits, Devices & Systems

JF - IET Circuits, Devices & Systems

SN - 1751-858X

IS - 6

ER -