University of Hertfordshire

From the same journal

Scalable Approach for Power Droop Reduction During Scan-Based Logic BIST

Research output: Contribution to journalArticlepeer-review

Documents

  • Martin Omana
  • Daniele Rossi
  • Filippo Fuzzi
  • Cecilia Metra
  • Chandra Tirumurti
  • Rajesh Galivanche
View graph of relations
Original languageEnglish
Pages (from-to)238 - 246
Number of pages9
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume25
Issue1
Early online date14 Jun 2016
DOIs
Publication statusPublished - 31 Jan 2017

Abstract

The generation of significant power droop (PD) during at-speed test performed by Logic Built-In Self Test (LBIST) is a serious concern for modern ICs. In fact, the PD originated during test may delay signal transitions of the circuit under test (CUT): an effect that may be erroneously recognized as delay faults, with consequent erroneous generation of test fails and increase in yield loss. In this paper, we propose a novel scalable approach to reduce the PD during at-speed test of sequential circuits with scan-based LBIST using the launch-on-capture scheme. This is achieved by reducing the activity factor of the CUT, by proper modification of the test vectors generated by the LBIST of sequential ICs. Our scalable solution allows us to reduce PD to a value similar to that occurring during the CUT in field operation, without increasing the number of test vectors required to achieve a target fault coverage (FC). We present a hardware implementation of our approach that requires limited area overhead. Finally, we show that, compared with recent alternative solutions providing a similar PD reduction, our approach enables a significant reduction of the number of test vectors (by more than 50%), thus the test time, to achieve a target FC.

Notes

This document is the Accepted Manuscript version of the following article: Martin Omana, Daniele Rossi, Filippo Fuzzi, Cecilia Metra, Chandrasekharan Chandra Tirumurti, and Rajesh Galivanche, ‘Scalable Approach for Power Droop Reduction During Scan-Based Logic BIST’, IEEE Transactions on Very Large Scale Integration (VLSI) System, Vol 25 (1): 238-246, January 2017, DOI: https://doi.org/10.1109/TVLSI.2016.2572606. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works.

ID: 12471013