A W-Band SPDT Switch with 15 dBm P1dB in 55-nm Bulk CMOS

Lisheng Chen, Student Member, IEEE, Lang Chen, Zeyu Ge, Yichuang Sun, Senior Member, IEEE, Tara Hamilton, Senior Member, IEEE, and Xi Zhu, Member, IEEE

Abstract—Power-handling capability of bulk CMOS-based single-pole double-throw switch operating in millimetre-wave and sub-THz region is significantly limited by the reduced threshold voltage of deeply scaled transistors. A unique design technique based on impedance transformation network is proposed for millimetre-wave and sub-THz switching n-type field-effect transistor (nFET) along with stacked transistors, this approach is mainly available for SOI- and SiGe-based designs, not usually suitable for bulk CMOS-based ones. Among different design approaches for millimetre-wave (mm-wave) switch, it is still preferred to use the shunt-connected structure with quarter-wavelength transmission lines (TLs) for bulk CMOS-based design for the sake of design simplicity. Although CMOS-based SPDT switch could achieve an excellent power-handling capability at low frequency [1]-[3], most of the bulk CMOS-based switches operating at 60+ GHz can only provide a P1dB around 10 dBm [6], [11]-[13]. Therefore, there is a strong demand to further enhance P1dB of a mm-wave/sub-THz switch designed in bulk CMOS.

In this paper, an impedance transformation network (ITN)-based design technique is proposed for W-band SPDT switch. Although this technique has been used at sub-GHz [1], it has not been used for mm-wave switch design before. The rest of this paper is organized as follows. In Section II, the insight of the proposed design technique will be analysed. In Section III, the implementation of the designed switch will be discussed. The measurement results are given in Section IV and the conclusions are finally drawn in Section V.

II. INSIGHT OF IMPEDANCE TRANSFORMATION NETWORK FOR SWITCH DESIGN

The drawback of using shunt-connected switching transistors has been very well documented in the literature [16]. The main concern here is the limited P1dB due to transistor scaling. To effectively improve the power-handling capability of a SPDT switch, it is necessary to understand the relationship among different design specifications, especially P1dB, IL and ISO. The P1dB limitation of a switch using shunt-connected switching n-type field-effect transistor (nFET) along with quarter-wavelength TLs can be estimated using the equation given below [16],

\[
P_{1\text{dB,min}} = \left(\frac{\sqrt{2V_{TH}}}{Z_0}\right)^2 \times \frac{1}{n^2}
\]

where Zo is the load/source impedance that is typically 50 \(\Omega\). As shown in (1), to improve P1dB, two approaches can be used. One is to increase the value of \(V_{TH}\) and another is to reduce the value of Zo. As previously mentioned, the threshold voltage is a physical parameter that is related to the selected technology node and thus cannot be simply changed from a circuit design perspective. This also indicates the challenge for switch design in deep-scaled CMOS technology.

On the other hand, the value of Zo can be potentially controlled using an ITN. The key idea is that instead of using a standard 50-\(\Omega\) impedance for internal matching, two ITN units can be inserted between the load/source terminals and the drain terminal of the switching nFET. The conceptual block diagram of this arrangement is given in Fig. 1. As mainly symmetrical SPDT switch design is discussed in this work, only half of the SPDT switch is shown. The internal impedance looking into the ITN unit from the drain terminal of a nFET is expressed in (2) [1],

\[
Z_{int} = \frac{Z_0}{n}
\]

where n is a ratio between the standard 50-\(\Omega\) impedance and \(Z_{int}\) that is transferred by the ITN unit. Based on the different specifications of the design, the value of n can be selected accordingly. Substituting (2) into (1), the expression of P1dB is rewritten as,

---

* Manuscript received XXX; revised XXXX; accepted XXXX.

L. S. Chen, L. Chen, Z. Y. Ge, T. Hamilton and X. Zhu are with School of Electrical and Data Engineering, Faculty of Engineering and IT, University of Technology Sydney, NSW 2007, Australia. (xi.zhu@uts.edu.au)

Y. Sun is with the School of Engineering and Technology, University of Hertfordshire, Hatfield AL10 9AB, U.K. E-mail: y.sun@herts.ac.uk.
Fig. 1. The simplified half-circuit model of the presented design.

Fig. 2. The simplified circuit schematic of symmetrical SPDT switch using the proposed ITN-based technique.

where \( Q = \sqrt{n - 1} \), \( Q_c \) is the Q-factor of the ITN unit. In general, the value of \( Q_c \) is around 10 for the used technology, if a simple LC network is used. For an optimized design, the value of \( n \) is selected to be 1.7, which gives an approximately 30-Ω internal impedance.

III. DESIGN OF THE PRESENTED SPDT SWITCH USING ITN TECHNIQUE

To apply the presented technique for SPDT switch design, a possible solution is proposed and its simplified schematic is given in Fig. 2. When an RF signal is injected into the TX port, it goes through an ITN unit first, which is formed by an LC network that consists of \( L_1 \) and \( C_1 \). Using the ITN unit, the common-mode impedance looking into node A is transferred from 50 to 15 Ω. Then, the RF signal is divided into two paths. Each path consists of two 30-Ω quarter-wavelength TLs, a switching nFET and a lumped inductor, \( L_T \). At TX mode, the two nFETs are switched off. Thus, a shunt LC network is built by the parasitic capacitance (known as \( C_{\text{OFF}} \)) and the \( L_T \). By looking into the ground, the constructed network can produce a required high impedance at node B. Meanwhile, the two nFETs at the RX branch are switched on, which results in a low impedance at node C. Consequently, the RF signal will not flow into the RX branch at TX mode. Once the RF signal passes through the switching section, the two divided signals are combined at node D and the impedance is transferred back to 50 Ω at ANT port. It must be noted that the power-combining network used at the input of the designed switch may not be necessary if a power-combined PA is used. For such a case, the power-splitter network and the ITN unit could be co-designed with each power cell used for the PA. As a result, the ITN unit could be embedded into the power-combining network to further minimize the overall insertion loss and die area of the switch.

To verify the presented concept, a 55-nm bulk CMOS technology is chosen. The size of switching nFETs is carefully determined by using the classical figure-of-merit (FoM) – the product of \( R_{\text{ON}} \) times \( C_{\text{OFF}} \). An optimized performance can be achieved, while the value of nFET’s width is 50 μm. Furthermore, the inductor \( L_T \) is required to form a resonator with the switching nFET. By using a grounded inductor at the designed frequency, the \( L_T \) can be determined as 170 pH. This nFET-microstrip-line-based LC tank will provide 480-Ω and 9-Ω impedances, respectively when the nFETs are switched off and on from a schematic simulation. The thickness of the TL is 1.325 μm and the width is 10 μm. As the TLs with different characteristic impedance are used in this design, depending on the required impedance, the gaps between the TL and ground wall can be effectively adjusted. Based on the EM simulated results, a 4 μm and a 10 μm gap are used for the 30-Ω and 50-Ω TL, respectively.

IV. MEASUREMENT RESULTS

To validate the designed switch, it is fabricated in a 55-nm bulk CMOS technology. Without the pads, the die size of this design is only 0.3 × 0.44 mm². The die microphotograph is...
given in Fig. 3(a). The performance of the designed switch is characterised through on-wafer measurement using a pair of Ground-Signal-Ground (G-S-G) probes along with a 2-port vector network analyser (VNA). It should be noted that as the designed switch is symmetrical in terms of RX and TX branches, one of these branches are terminated using an on-chip 50-Ω load, so that a 2-port VNA can be used for the measurements. A similar approach has also been used in [16]. In this case, the isolation can be only measured between ANT port and RX/TX port rather than from RX port to TX port. The measured and simulated results of IL and ISO are presented in Fig. 3(b) and 3(c). On-chip de-embedding structures are used to remove the impact on S-parameters due to G-S-G pads. As illustrated, at 90 GHz, the insertion loss and the isolation are better than 3.5 dB and 18 dB, respectively. To further verify the power-handling capability of the designed SPDT switch, power measurements are also conducted. The measured P1dB and the insertion loss (under large-signal condition) of the designed switch, are given in Fig. 4. As shown, a P1dB of approximately 15 dBm is achieved. The performance comparisons between the presented symmetrical SPDT switch and the other state-of-the-art designs are given in Table I. For fair comparisons, only the ones that are implemented in bulk CMOS and operated at W-band are considered here. As can be seen, the achieved P1dB for most of the state-of-the-art CMOS-based designs are limited to be about 10 dBm for 65-nm process and below. By using the presented approach, the P1dB of this design has been improved by approximately 5 dB without significantly deteriorating other performances in terms of IL and ISO.

Table I: Performance Summary of the Designed SPDT Switches with the Other State-of-the-Art Designs

<table>
<thead>
<tr>
<th>REF.</th>
<th>$f_c$ (GHz)</th>
<th>Insertion loss (dB)</th>
<th>Isolation (dB)</th>
<th>P1dB (dBm)</th>
<th>Area (mm²)</th>
<th>Tech. (nm)</th>
<th>Circuit Structure</th>
</tr>
</thead>
<tbody>
<tr>
<td>[5]</td>
<td>50-94</td>
<td>3.3</td>
<td>27</td>
<td>15</td>
<td>0.24</td>
<td>90 CMOS</td>
<td>Travelling wave with shunt-connected FETs</td>
</tr>
<tr>
<td>[11]</td>
<td>58-85</td>
<td>1.8/4*</td>
<td>22</td>
<td>10</td>
<td>0.015</td>
<td>65 CMOS</td>
<td>Transformer with shunt-connected FETs</td>
</tr>
<tr>
<td>[12]</td>
<td>60-110</td>
<td>3.4</td>
<td>25</td>
<td>10.5</td>
<td>0.3</td>
<td>90 CMOS</td>
<td>$\lambda$/4-TL with shunt-connected FETs</td>
</tr>
<tr>
<td>[13]</td>
<td>94-110</td>
<td>4.2</td>
<td>25</td>
<td>n/a</td>
<td>n/a</td>
<td>65 CMOS</td>
<td>$\lambda$/4-TL with shunt-connected FETs</td>
</tr>
<tr>
<td>[14]</td>
<td>85-95</td>
<td>3.2 (TX) 3.6 (RX)</td>
<td>&gt;25 (TX)</td>
<td>&gt;19.5 (TX)</td>
<td>0.26</td>
<td>55 CMOS</td>
<td>Ring resonator with shunt-connected FETs</td>
</tr>
<tr>
<td>THIS WORK</td>
<td>70-100</td>
<td>3.5</td>
<td>18</td>
<td>15</td>
<td>0.14</td>
<td>55 CMOS</td>
<td>Impedance transformation network with shunt-connected FETs</td>
</tr>
</tbody>
</table>

Note: *at 85 GHz.

Fig. 4. Measured P1dB of the designed switch.

V. CONCLUSION

A passive-inspired approach for bulk CMOS-based mm-wave/sub-THz SPDT switch design has been presented in this work. It utilises an impedance transformation network to improve P1dB without deteriorating other key specifications. The designed SPDT switch is implemented in a 55-nm bulk CMOS technology. At 90 GHz, it achieves a measured P1dB of 15 dBm, an insertion loss of 3.5 dB, and an isolation of 18 dB. Therefore, it can be concluded that the presented approach is feasible in practice.
REFERENCES


